
## EE 508

Lecture 35

High Frequency Filters


# Review from last lecture What is the relationship, if any, between a filter and an oscillator or VCO?



- When power is applied to an oscillator, it initially behaves as a smallsignal linear network
- When operating linearly, the oscillator has poles (but no zeros)
- Poles are ideally on the imaginary axis or appear as cc pairs in the RHP
- There is a wealth of literature on the design of oscillators
- Oscillators often are designed to operate at very high frequencies
- If cc poles of a filter are moved to RHP is will become an oscillator
- Can oscillators be modified to become filters?

## Consider the following 3-pole situation


Poles of 
$$D(s) = s^n + I_0^n$$




So, to get a high  $\omega_0$ , want  $\beta$  as large as possible

#### **Review from last lecture**

## Consider a cascaded integrator loop comprised of n integrators






$$X_{OUT} = -\left(\frac{I_0}{s}\right)^n X_{OUT}$$

$$X_{OUT}\left(s^n + I_0^n\right) = 0$$

$$D(s) = s^n + I_0^n$$

## Review from last lecture VCO Derived Filters




- Most if not all oscillators can be modified to form a narrow-band bandpass filter
- Modification involves
- ✓ adding loss so that the pole-pair with the largest real component is
  in the LHP
- ✓ Introducing input to form a filter
- Can provide new filter architectures and benefit from desirable properties of the oscillator
- High frequency filters can be obtained from high frequency oscillators


#### **Review from last lecture**

## Inputs to Oscillator-Derived Filters:


Most applicable to designing 2<sup>nd</sup>-order high frequency narrow band filters

- Add loss to delay stages
- Multiple Input Locations Often Possible
- Natural Input is Input to delay stage





- Add loss to delay stages
- Often Just Salvage Stages (drop feedback loop)
- Natural input is input to delay stage



## High Frequency Filter Design


- Architecture selection is critical
- At high frequencies, simplicity of the structures is important
- Parasitic capacitances and their relationship to the time constants that can be achieved provide the ultimate limit on speed
- Will limit discussions to "inductorless" structures

## High Frequency Filter Design


Following two methods will provide highest frequency of operation


- Degenerate VCOs
- Simple high-frequency integrator-based filters


#### Integrator Architecture Selection




### Integrators for High-Speed Operation









Structures of choice for highest-frequency of operation





Some authors focus on voltage mode and others on current mode But overall structures and performance appears to be identical




Recall:  $\omega_0$  for integrator-based filters generally proportional to  $I_0$ 

How high can I<sub>0</sub> be?


$$I_0 = \frac{W}{L} \frac{\mu C_{OX} V_{EB}}{C}$$

Looks like we can make  $I_0$  as large as we want by making  $V_{EB}$  large, C small, L small, and W large


How high can I<sub>0</sub> be?



Consider a typical filter – the two integrator loop



Integrator is loaded by another integrator!




$$I_0 = \frac{W_1}{L_1} \frac{\mu C_{OX} V_{EB1}}{C + C_P + C_{OX} W_2 L_2}$$

Even if C goes to 0, I<sub>0</sub> is limited!

C<sub>P</sub> is the parasitic capacitances on the output node

How high can I<sub>0</sub> be?



$$I_{0} = \frac{W_{1}}{L_{1}} \frac{\mu C_{OX} V_{EB1}}{C + C_{P} + C_{OX} W_{2} L_{2}}$$

Setting C to 0 and assuming  $C_p$  is small,


$$I_{0} = W_{1} / L_{1} \frac{\mu C_{OX} V_{EB1}}{C_{OX} W_{2} L_{2}}$$

$$I_0 = \frac{\mu W_1 V_{EB1}}{W_2 L_1 L_2}$$

Assuming the integrator stages are identical, it follows that

$$I_0 = \frac{\mu V_{EB1}}{L_{min}^2}$$

## Transition (transit) frequency (f<sub>T</sub>) of a process



The transit frequency of a process is the frequency where the short-circuit current gain of the common-source configuration drops to 1.

$$\mathbf{i}_{\text{OUT}} = \mathbf{g}_{\text{m}} \mathbf{v}_{\text{gs}}$$
 $\mathbf{i}_{\text{IN}} \cdot \frac{1}{\mathbf{s} \mathbf{C}_{\text{GS}}} = \mathbf{v}_{\text{gs}}$ 

$$\frac{i_{OUT}}{i_{IN}} = \frac{g_m}{sC_{GS}}$$

$$1 = \frac{g_{m}}{C_{GS}\omega_{T}}$$

$$\omega_{T} = \frac{g_{m}}{C_{GS}} = \frac{\left(\mu C_{OX} \frac{W}{L} V_{EB}\right)}{C_{OX}WL} = \frac{\mu V_{EB}}{L^{2}}$$

$$\omega_{T} = \frac{\mu V_{EB}}{L_{min}^{2}}$$

Journal of the Korean Physical Society, Vol. 40, No. 1, January 2002, pp. 45~48





Fig. 7. (a) Maximum stable gain (MSG) and maximum available gain (MAG) for different channel lengths and (b) the cutoff frequency  $(f_T)$  and maximum oscillation frequency  $(f_{max})$  as functions of the channel length.

#### Transition (transit) frequency (f<sub>T</sub>) of a process




The transit frequency of a process is the frequency where the short-circuit current gain of the common-source configuration drops to 1.

$$\omega_{T} = \frac{\mu V_{EB}}{L_{min}^{2}}$$

This is dependent upon  $V_{EB}$ 

Does not include effects of diffusion capacitances or overlap capacitances  $f_{MAX}$  is another figure that characterizes the speed of a process

How high can I<sub>0</sub> be?



$$I_{0M} = \frac{\mu V_{EB1}}{L_{min}^2}$$

$$I_{0\mathrm{M}} = \mathbf{\omega}_{\mathrm{T}}$$
 (neglected C and C<sub>P</sub>)


Speed of operation increases with  $V_{\text{EB1}}$ 

 $V_{\text{EB1}}$  is limited by signal swing requirements and  $V_{\text{DD}}$ 

Symmetric Signal Swing:

$$\begin{split} &V_{SW} \cong min\{V_{DD} - V_{OQ}, V_{OQ} - (V_{T} + 100mV)\} \\ &V_{OQ} = V_{T} + V_{EB} \\ &V_{SW} \cong min\{V_{DD} - V_{T} - V_{EB}, V_{T} + V_{EB} - (V_{T} + 100mV)\} \end{split}$$

How high can I<sub>0</sub> be?



$$I_{0M} = \frac{\mu V_{EB1}}{L_{min}^2}$$

$$I_{0M} = \omega_T$$


Speed of operation increases with  $V_{EB}$ 

 $V_{\text{EB}}$  is limited by signal swing requirements and  $V_{\text{DD}}$ 

Signal Swing:

$$\begin{split} V_{DD} - V_{T} - V_{EB} &= V_{T} + V_{EB} - (V_{T} + 100 mV) \\ V_{EB} &= \frac{V_{DD} + 100 mV - V_{T}}{2} \\ I_{OMAX} &\cong \frac{\mu(V_{DD} + 100 mV - V_{T})}{2L_{min}^{2}} \end{split}$$

How high can I<sub>0</sub> be?



How much power is required to realize  $I_{0MAX}$ ?

$$\begin{split} P_{\text{QPT}} &= V_{\text{DD}} I_{\text{D}} \\ P_{\text{QPT}} &= V_{\text{DD}} \, \frac{\mu C_{\text{OX}} W_{\text{I}} V_{\text{EB1}}^2}{2 L_{\text{min}}} \end{split}$$

Note this is proportional to W<sub>1</sub>

$$\begin{split} P_{\text{QPT}} &= V_{\text{DD}} \frac{\mu C_{\text{OX}} W_{\text{min}} V_{\text{EB1}}^2}{2 L_{\text{min}}} \overset{W_{\text{min}} = L_{\text{min}}}{\cong} V_{\text{DD}} \frac{\mu C_{\text{OX}} V_{\text{EB1}}^2}{2} \\ &= V_{\text{DD}} \frac{\mu C_{\text{OX}}}{2} \left( \frac{V_{\text{DD}} + 100 \text{mV} - V_{\text{T}}}{2} \right)^2 \overset{V_{\text{T}} = 0.25 V_{\text{DD}}}{\cong} V_{\text{DD}} \frac{\mu C_{\text{OX}}}{2} \left( \frac{0.75 V_{\text{DD}}}{2} \right)^2 \cong .07 \mu C_{\text{OX}} V_{\text{DD}}^3 \end{split}$$

$$I_{0} = \frac{\mu C_{OX} W_{1} / L_{1} V_{EB1}}{C + C_{P} + C_{OX} W_{1} L_{1}}$$

Neglecting Cp and C, obtained


$$I_{_{0M}} = \omega_{_{T}}$$

$$I_{0M} = \frac{\mu V_{EB1}}{L_{min}^2}$$

Note this is independent of W<sub>1</sub>

$$I_{\text{OMAX}} \cong \frac{\mu \left(V_{\text{DD}} + 100 \text{mV-V}_{\text{T}}\right)}{2L_{\text{min}}^2}$$

How high can I<sub>0</sub> be?



Consider again Cp and recall:

$$I_{0} = \frac{W_{1}}{L_{1}} \frac{\mu C_{OX} V_{EBI}}{C + C_{P} + C_{OX} W_{2} L_{2}}$$

C<sub>P</sub> will modestly reduce the speed of the circuit

$$I_0 = \frac{\mu C_{OX} W_1 V_{EB1}}{L_{min} C_P + C_{OX} W_1 L_{min}^2}$$

Consider the diffusion capacitances on M<sub>1</sub> and M<sub>2</sub>

$$I_{0} = \frac{\mu C_{OX} W_{1} V_{EB1}}{L_{min} (C_{P1} + C_{P2}) + C_{OX} W_{1} L_{min}^{2}}$$

$$I_0 = W_1 / L_1 \frac{\mu C_{OX} V_{EB1}}{C + C_P + C_{OX} W_1 L_1}$$

Neglecting Cp and C, obtained


$$I_{0M} = \omega_T$$

$$I_{0M} = \frac{\mu V_{EB1}}{L_{min}^2}$$

$$I_{OMAX} \cong \frac{\mu \left(V_{DD} + 100 mV - V_{T}\right)}{2L_{min}^{2}}$$

The parasitic diffusion capacitances are strongly layout dependent

Consider a basic layout of a transistor




The capacitance density along the sw of the drain is usually somewhat less than that along the outer perimeters but may not easily be modeled separately

Assuming the same, drain diffusion capacitance of a transistor is given by


$$C_{DIFF} = C_{BOT} \left[ W d_{1} \right] + C_{SW} \left[ 2d_{1} + 2W \right]$$

 $C_{BOT}$  is the bottom diffusion capacitance density  $C_{SW}$  is the sidwall diffusion capacitance density



$$I_{0} = \frac{\mu C_{OX} W_{1} V_{EB1}}{L_{min} (C_{P1} + C_{P2}) + C_{OX} W_{1} L_{min}^{2}}$$

#### Consider a basic layout





$$I_{0} = \frac{\mu C_{\text{OX}} W_{1} V_{\text{EB1}}}{L_{\text{min}} \left( C_{\text{BOTn}} \left[ W_{1} d_{1} \right] + C_{\text{SWn}} \left[ 2 d_{1} + 2 W_{1} \right] + C_{\text{BOTp}} \left[ W_{2} d_{2} \right] + C_{\text{SWp}} \left[ 2 d_{2} + 2 W_{2} \right] \right) + C_{\text{OX}} W_{1} L_{\text{min}}^{2} + C_{\text{SWp}} \left[ 2 d_{2} + 2 W_{2} \right] \right) + C_{\text{OX}} W_{1} L_{\text{min}}^{2} + C_{\text{SWp}} \left[ 2 d_{2} + 2 W_{2} \right] + C_{\text{OX}} W_{1} L_{\text{min}}^{2} + C_{\text{SWp}} \left[ 2 d_{2} + 2 W_{2} \right] + C_{\text{OX}} W_{1} L_{\text{min}}^{2} + C_{\text{SWp}} \left[ 2 d_{2} + 2 W_{2} \right] + C_{\text{OX}} W_{1} L_{\text{min}}^{2} + C_{\text{SWp}} \left[ 2 d_{2} + 2 W_{2} \right] + C_{\text{OX}} W_{1} L_{\text{min}}^{2} + C_{\text{SWp}} \left[ 2 d_{2} + 2 W_{2} \right] + C_{\text{OX}} W_{1} L_{\text{min}}^{2} + C_{\text{SWp}} \left[ 2 d_{2} + 2 W_{2} \right] + C_{\text{OX}} W_{1} L_{\text{min}}^{2} + C_{\text{SWp}} \left[ 2 d_{2} + 2 W_{2} \right] + C_{\text{OX}} W_{1} L_{\text{min}}^{2} +$$

#### Assume $L_{MIN}$ =2 $\lambda$

$$I_{0} = \frac{\mu C_{\text{OX}} W_{1} V_{\text{EB1}}}{2\lambda \left(C_{\text{BOTn}} \left[W_{1} d_{1}\right] + C_{\text{SWn}} \left[2 d_{1} + 2 W_{1}\right] + C_{\text{BOTnp}} \left[W_{2} d_{2}\right] + C_{\text{SWp}} \left[2 d_{2} + 2 W_{2}\right]\right) + C_{\text{OX}} W_{1} 4\lambda^{2}}$$

Consider a basic layout of a transistor






Assume  $d_1=6\lambda$ 


$$I_{0} = \frac{\mu C_{\text{OX}} W_{1} V_{\text{EB1}}}{2\lambda \left( C_{\text{BOTn}} \left[ W_{1} d_{1} \right] + C_{\text{SWn}} \left[ 2 d_{1} + 2 W_{1} \right] + C_{\text{BOTp}} \left[ W_{2} d_{2} \right] + C_{\text{SWp}} \left[ 2 d_{2} + 2 W_{2} \right] \right) + C_{\text{OX}} W_{1} 4\lambda^{2}}$$

$$I_{0} = \frac{\mu C_{\text{OX}} W_{\text{I}} V_{\text{EB1}}}{2\lambda \left( C_{\text{BOTn}} \left[ W_{\text{I}} 6\lambda \right] + C_{\text{SWn}} \left[ 12\lambda + 2W_{\text{I}} \right] + C_{\text{BOTp}} \left[ W_{\text{2}} 6\lambda \right] + C_{\text{SWp}} \left[ 12\lambda + 2W_{\text{2}} \right] \right) + C_{\text{OX}} W_{\text{I}} 4\lambda^{2}}$$

#### How high can I₀ be?

#### Consider a basic layout





$$I_0 = \frac{\mu_{\rm n} C_{\rm OX} W_1 V_{\rm EB1}}{2\lambda \left(C_{\rm BOTn} \left[W_16\lambda\right] + C_{\rm SWn} \left[12\lambda + 2W_1\right] + C_{\rm BOTp} \left[W_26\lambda\right] + C_{\rm SWp} \left[12\lambda + 2W_2\right]\right) + C_{\rm OX} W_14\lambda^2}$$

$$I_{0} = \frac{\mu_{n}V_{EB1}}{4\lambda^{2} + 2\lambda \left(\frac{C_{BOTn}}{C_{OX}}\left[6\lambda\right] + \frac{C_{SWn}}{C_{OX}}\left[12\frac{\lambda}{W_{1}} + 2\right] + \frac{C_{BOTp}}{C_{OX}}\left[\frac{W_{2}}{W_{1}}\right]\left[6\lambda\right] + \frac{C_{SWp}}{C_{OX}}\left[12\frac{\lambda}{W_{1}} + 2\frac{W_{2}}{W_{1}}\right]\right)}$$


Define and assume


$$h_{BOT} = \frac{C_{BOTn}}{C_{OX}} = \frac{C_{BOTp}}{C_{OX}} \qquad h_{SW} = \frac{C_{SWn}}{\lambda C_{OX}} = \frac{C_{SWp}}{\lambda C_{OX}}$$

$$h_{SW} = \frac{C_{SWn}}{\lambda C_{OX}} = \frac{C_{SWp}}{\lambda C_{OX}}$$

$$I_{0} = \frac{\mu_{n}V_{EB1}}{4\lambda^{2} + 2\lambda\left(h_{BOT}\left[6\lambda\right] + \lambda h_{SW}\left[12\frac{\lambda}{W_{1}} + 2\right] + h_{BOT}\left[\frac{W_{2}}{W_{1}}\right]\left[6\lambda\right] + \lambda h_{SW}\left[12\frac{\lambda}{W_{1}} + 2\frac{W_{2}}{W_{1}}\right]\right)}$$

#### Consider a basic layout







$$I_{0} = \frac{\mu_{n}V_{EB1}}{4\lambda^{2} + 2\lambda \left(h_{BOT}\left[6\lambda\right] + \lambda h_{SW}\left[12\frac{\lambda}{W_{1}} + 2\right] + h_{BOT}\left[\frac{W_{2}}{W_{1}}\right]\left[6\lambda\right] + \lambda h_{SW}\left[12\frac{\lambda}{W_{1}} + 2\frac{W_{2}}{W_{1}}\right]\right)}$$

$$I_{0} = \frac{\mu_{n} V_{EB1}}{4\lambda^{2} + 4\lambda^{2} \left(3h_{BOT} \left[1 + \frac{W_{2}}{W_{1}}\right] + h_{SW} \left[12 \frac{\lambda}{W_{1}} + 1 + \frac{W_{2}}{W_{1}}\right]\right)}$$

$$I_{0} = \frac{\mu_{n} V_{EB1}}{1 + \left(3h_{BOT} \left[1 + \frac{W_{2}}{W_{1}}\right] + h_{SW} \left[12 \frac{\lambda}{W_{1}} + 1 + \frac{W_{2}}{W_{1}}\right]\right)}$$

#### Consider a basic layout





$$I_0 = \frac{\frac{\mu_n V_{EB1}}{4\lambda^2}}{1 + \left(3h_{BOT} \left[1 + \frac{W_2}{W_1}\right] + h_{SW} \left[12\frac{\lambda}{W_1} + 1 + \frac{W_2}{W_1}\right]\right)}$$


Recall

$$\frac{W_{2}}{W_{1}} = \frac{\mu_{n}}{\mu_{p}} \left( \frac{V_{EB1}}{V_{EB2}} \right)^{2}$$


$$\omega_{\mathsf{T}} = \frac{\mu_{\mathsf{n}} V_{\mathsf{EB1}}}{4\lambda^2}$$

$$I_{0} = \frac{\omega_{\text{T}}}{1 + \left(3h_{\text{BOT}}\left[1 + \frac{\mu_{\text{n}}}{\mu_{\text{p}}}\left(\frac{V_{\text{EB1}}}{V_{\text{EB2}}}\right)^{2}\right] + h_{\text{SW}}\left[12\frac{\lambda}{W_{\text{l}}} + 1 + \frac{\mu_{\text{n}}}{\mu_{\text{p}}}\left(\frac{V_{\text{EB1}}}{V_{\text{EB2}}}\right)^{2}\right]\right)}$$

#### Consider a basic layout



$$I_{0} = \frac{\omega_{\text{T}}}{1 + \left(3h_{\text{BOT}} \left[1 + \frac{\mu_{\text{n}}}{\mu_{\text{p}}} \left(\frac{V_{\text{EB1}}}{V_{\text{EB2}}}\right)^{2}\right] + h_{\text{SW}} \left[12\frac{\lambda}{W_{\text{I}}} + 1 + \frac{\mu_{\text{n}}}{\mu_{\text{p}}} \left(\frac{V_{\text{EB1}}}{V_{\text{EB2}}}\right)^{2}\right]\right)}$$



Example: Consider the 0.25u TSMC CMOS Process

$$C_{ox} = 5.8 fF/\mu^2$$

$$C_{swn} = .440 fF/\mu$$

$$C_{swp} = .350 fF/\mu$$

$$C_{BOT} = 1.8 fF/\mu^2$$

$$\frac{\mu_n}{\mu_o} = 4.1$$

$$\mu_n = 3.74E10$$

$$\lambda = 0.125 \mu$$

$$h_{BOT} = \frac{C_{BOTn}}{C_{OX}} = \frac{C_{BOTp}}{C_{OX}}$$


$$h_{BOT} = 0.31$$

$$h_{_{SW}} = \frac{C_{_{SWn}}}{\lambda C_{_{OX}}} = \frac{C_{_{SWp}}}{\lambda C_{_{OX}}}$$


$$h_{sw} = 0.61$$

#### How high can I₀ be?

#### Consider a basic layout



$$I_{0} = \frac{\omega_{T}}{1 + \left(3h_{BOT}\left[1 + \frac{\mu_{n}}{\mu_{p}}\left(\frac{V_{EB1}}{V_{EB2}}\right)^{2}\right] + h_{SW}\left[12\frac{\lambda}{W_{I}} + 1 + \frac{\mu_{n}}{\mu_{p}}\left(\frac{V_{EB1}}{V_{EB2}}\right)^{2}\right]\right)}$$
Example: Consider the 0.25u TSMC CMOS Process



Example: Consider the 0.25u TSMC CMOS Process


$$I_{0} = \frac{\omega_{T}}{1 + \left(3 \bullet 0.31 \left[1 + 4.1 \left(\frac{V_{EB1}}{V_{EB2}}\right)^{2}\right] + 0.61 \left[12 \frac{0.125}{W_{1}} + 1 + 4.1 \left(\frac{V_{EB1}}{V_{EB2}}\right)^{2}\right]\right)}$$


$$I_{0} = \frac{\omega_{T}}{1 + \left(0.931 \left[1 + 4.1 \left(\frac{V_{EB1}}{V_{EB2}}\right)^{2}\right] + 0.61 \left[\frac{1.5}{W_{1}} + 1 + 4.1 \left(\frac{V_{EB1}}{V_{EB2}}\right)^{2}\right]\right)}$$

$$GATE$$
term BOT term SW term

$$h_{BOT} = 0.31$$
 $h_{SW} = 0.61$ 
 $\frac{\mu_n}{\mu_p} = 4.1$ 

#### Consider a basic layout





Example: Consider the 0.25u TSMC CMOS Process

$$I_{0} = \frac{\omega_{T}}{1 + \left(0.93 \left[1 + 4.1 \left(\frac{V_{EB1}}{V_{EB2}}\right)^{2}\right] + 0.61 \left[\frac{1.5}{W_{I}} + 1 + 4.1 \left(\frac{V_{EB1}}{V_{EB2}}\right)^{2}\right]}$$

$$GATE$$

$$term$$

$$BOT term$$

$$If W_{1} = 1.5u \text{ and } V_{EB1} = V_{EB2}$$

$$I_{0} = \frac{\omega_{T}}{1 + \left(4.73 + 4.03\right)} = .102\omega_{T}$$

- Designer has control of  $V_{\text{EB1}}$  and  $V_{\text{EB2}}$
- The diffusion capacitance term can dominate the C<sub>GS</sub> term
- The SW capacitance can be the biggest contributor to the speed limitations
- A factor of 10 or even much more reduction in speed is possible due to the diffusion parasitics and layout
- Maximizing W<sub>1</sub> will minimize I<sub>0</sub> but power will get very large for marginal improvement in speed



Stay Safe and Stay Healthy!

## End of Lecture 35